Skip to content
Scan a barcode
Scan
Paperback Logic Design and Verification Using SystemVerilog (Revised) Book

ISBN: 1523364025

ISBN13: 9781523364022

Logic Design and Verification Using SystemVerilog (Revised)

SystemVerilog is a Hardware Description Language that enables designers to work at the higher levels of logic design abstractions that match the increased complexity of current day integrated circuit and field-programmable gate array (FPGA) designs. The majority of the book assumes a basic background in logic design and software programming concepts. It is directed at: -students currently in an introductory logic design course that also teaches SystemVerilog,...

Recommended

Format: Paperback

Condition: New

$61.80
Save $8.15!
List Price $69.95
50 Available
Ships within 2-3 days

Customer Reviews

0 rating
Copyright © 2024 Thriftbooks.com Terms of Use | Privacy Policy | Do Not Sell/Share My Personal Information | Cookie Policy | Cookie Preferences | Accessibility Statement
ThriftBooks® and the ThriftBooks® logo are registered trademarks of Thrift Books Global, LLC
GoDaddy Verified and Secured